Abstract-Reliability-aware synthesis exploits the properties of fault masking to improve the reliability of logic circuits. My dissertation investigates how synthesis constraints can impact the effectiveness of this technique.
I. INTRODUCTION
Soft errors, temporary glitches that cause circuit malfunctions, are becoming an increasingly serious problem for combinational logic as technology scales [1] . A fault on an internal circuit node can be masked from output nodes when certain factors occur [2] . Logic synthesis algorithms determine circuit topology and therefore impact these masking factors. Synthesis techniques to exploit masking (i.e., reliabilityaware synthesis) have emerged as a viable solution. However, their effectiveness has not been evaluated across synthesis constraints. Additionally, the majority of techniques rely on resource-intensive evaluation of the rate of soft errors for a given design. My dissertation contributes the following to this field: (1) it introduces a reliability approximation metric for direct use by synthesis tools, (2) it identifies the impact of optimization algorithms on reliability-aware synthesis, and (3) it develops reliability-aware synthesis techniques that consider this analysis.
II. MODELING AND EVALUATING SOFT ERROR RATE
In order for a fault on an internal circuit node to reach an output node in a circuit, the following circumstances must occur [2] : (1) an open logic path must exist through which the transient can propagate to arrive at a latch or other memory element (i.e. logical masking), (2) the transient must be of sufficient amplitude and duration to change the state of the latch or memory element (i.e. electrical masking), and (3) in synchronous logic, the transient must arrive at a time when the clock pulse enables the memory element (i.e. latch-window masking).
The overall reliability can be determined using the probability of failure (POF) equation:
where P generation is the probability that a transient will be generated in the circuit by the incident particle, P propagation is the probability of logical masking, and P latching is the probability of latch-window masking. P generation is assumed constant across all nodes in the circuit. P propagation is calculated probabilistically using a method introduced in [3] and extended in [4] . P latching is calculated as the difference of the transient pulse width and the latching window divided by the clock period [1] . The transient pulse width was approximated by simulating a circuit in SPICE with a double-exponential current source connected to the output node [5] , [6] . This model is typically accurate for alpha particles and other light ions.
III. CORRELATING CIRCUIT CHARACTERISTICS AND SYNTHESIS CONSTRAINTS TO RELIABILITY
This section summarizes my work to date on the impact that synthesis constraints have on fault masking. In order to determine the relationship among circuit characteristics, synthesis constraints, and P propagation , the Pearson productmoment correlation coefficient was used. Results (see Figure 1) show that area-constrained implementations have a higher average P propagation than the timingconstrained implementations, and timing-constrained implementations have more highly-vulnerable cells than the areaconstrained implementations [4] , [7] . Also, there is a strong negative correlation between logic depth and P propagation . In other words, the closer a circuit node is to an output node, the larger the P propagation .
The worst-case transient pulse widths for each cell used in the study were approximated using parameters and conditions from Zhou and Mohanram [6] . The pulse width results (Table I [8]) show consistent cell-to-cell trends across technologies and that NOR cells are more vulnerable than NAND cells. This result has implications for reliability-aware synthesis because timing-constrained implementations have more NOR cells [7] . SPICE simulations show that the NAND cell produces the smallest pulse of the two-input cells. Since vulnerable nodes must be replaced with less vulnerable alternatives, and universal gates (i.e., NAND and NOR) can implement any function, the NAND cell can be used to replace vulnerable cells.
IV. RELIABILITY-AWARE SYNTHESIS TECHNIQUES
Techniques that exploit masking during and after synthesis are referred to as reliability-aware synthesis. For example, local rewriting (see Figure 2) involves: (1) identifying a cell or subcircuit that is vulnerable and (2) replacing it systematically with a more reliable implementation. The original topology of the circuit impacts the viability of this technique because it requires the existence of a highly vulnerable subcircuit and a functionally equivalent but less vulnerable implementation with which to replace it. The existence of highly vulnerable subcircuits are based on the original topology of the circuit. Synthesis constraints impact circuit topology and therefore effect the viability of local rewriting. Circuit characteristics (e.g., logic depth) could be used reduce the search space for vulnerable cells since they map directly to the topology of the circuit.
The pulse widths for cells with higher capacitance (shown in Figure 2 ) are smaller than the pulse width of the original cell, providing several options to improve reliability (see Table II [9]). For example, a NAND4x1 cell generates transient pulses similar to a NAND2x2 cell, but with different cost. V. SUMMARY My dissertation work investigates the impact that synthesis constraints have on the reliability of digital integrated circuits. The results from my dissertation work indicate that the nodes that contribute greatly to soft error rate can be identified at early design stages by evaluating logic depth and internal node capacitance. Analysis of area-vs. timing-constrained implementations show that area-constrained implementations have a higher average SER but timing-constrained implementations have more highly vulnerable nodes. SER can be improved by 20% with less than 5% area overhead and less than 1% leakage power overhead.
